

# INTEL® ADVISOR 2019 TECHNICAL PREVIEW OVERVIEW

#### Features that we need feedback on

#### **Integrated Roofline**

Examine memory traffic at each level of the memory hierarchy on the Roofline chart.

#### **Roofline Compare**

 Visualize multiple Roofline charts on the same chart and track your optimization progress.

#### New and Improved Summary

More actionable program metrics including memory traffic statistics

#### Intel® Advisor customizations

Adjust roofs for multi-socket systems and create custom reports.

#### Flow Graph Analyzer

Workflows: Create, Debug, Visualize and Analyze






## INTEGRATED ROOFLINE MODEL

Understand how the memory reacts to your optimizations

## Integrated Roofline model

In the Intel® Advisor Integrated Roofline chart the Arithmetic Intensity and memory traffic for each level of the memory hierarchy is represented separately.

You can visualize the levels that need further optimization.








## ROOFLINE COMPARE

Visualize multiple roofline charts on the same graph.

## Roofline compare

Visualize multiple roofline charts on the same graph.

Test optimization strategies and see how much progress your are making.








## NEW AND IMPROVED SUMMARY


### New and Improved Summary





## **CUSTOMIZE INTEL® ADVISOR**

## Column Configurator



0.062

0.000s

2.344s

Function

## FLOW GRAPH ANALYZER

### Flow Graph Analyzer


Workflows: Create, Debug, Visualize and Analyze

#### Design mode

- Allows you to create a graph topology interactively
- Validate the graph and explore what-if scenarios
- Add C/C++ code to the node body
- Export C++ code using Threading Building Blocks (TBB) flow graph API

#### Analysis mode

- Compile your application (with tracing enabled)
- Capture execution traces during the application run
- Visualize/analyze in Flow Graph Analyzer
- Works with TBB and OpenMP





## BACKUP/HOWTO

### How to configure Integrated Roofline


#### Before launching Intel® Advisor, run:

\$ export ADVIXE\_EXPERIMENTAL=int\_roofline

#### Run the GUI

\$ advixe-gui

Configure the GUI to enable cache simulation



## How to set it up (GUI)?

#### Run the Roofline analysis by clicking on **Collect**





### How to set it up (command line)?

#### Before running an analysis, run:

\$ export ADVIXE\_EXPERIMENTAL=int\_roofline

#### Run the survey

advixe-cl -collect survey ...... -- ./my\_application param1 param2 ...

#### Run the trip count and flop

advixe-cl –collect tripcounts -flop -enable-cache-simulation ...... -- ./my\_application param1 param2 ...



#### Visualisation of the result

If you ran the command line, you need to do the following.

Before running the GUI, run

\$ export ADVIXE\_EXPERIMENTAL=int\_roofline

Open the GUI and your project


\$ advixe-gui

Browse to your project and open it



## How to display the Integrated Roofline chart

You can select which memory level you want to display. Each memory level selected display an additional dot for every kernel. Each dot of the same kernel has the same performance but different Arithmetic Intensities. Here we selected CARM, L2, L3 and DRAM






## Filtering to make it more readable

Right click on a dot and select

Filter In Selection to filter on this kernel








## How to interpret your current limitation?

Each dot must be compared to its corresponding roof

A dot can't break its corresponding roof

A first idea of potential performance can be achieved by projections

Performance might be limited by DRAM





### Identifying a bottleneck due to bandwidth


Since no dot can break its corresponding roof, one that is pressed against it is a bottleneck limiting the performance of the loop/function.

In this example, the yellow L2 dot was the bottleneck.


Memory optimizations increase the AI, giving the dot more headroom.

This allows performance to increase until another bottleneck is encountered.

Compute bottlenecks are identified in the same way as on the CARM.




## Changing the number value of the Top





## Changing the number value of the Top







## Changing Column Layout

Click the Customize View toggle button

Click the Gear icon next to Default button which opens the following dialogue








## **Changing Column Layout**


Selecting/Unselecting columns from the menu creates a new view layout





## **Changing Column Layout**

Unselecting the Type and CPU Time creates a new Column layout



## Legal Disclaimer & Optimization Notice

INFORMATION IN THIS DOCUMENT IS PROVIDED "AS IS". NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT. INTEL ASSUMES NO LIABILITY WHATSOEVER AND INTEL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY, RELATING TO THIS INFORMATION INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

Software and workloads used in performance tests may have been optimized for performance only on Intel microprocessors. Performance tests, such as SYSmark and MobileMark, are measured using specific computer systems, components, software, operations and functions. Any change to any of those factors may cause the results to vary. You should consult other information and performance tests to assist you in fully evaluating your contemplated purchases, including the performance of that product when combined with other products.

Copyright © 2016, Intel Corporation. All rights reserved. Intel, Pentium, Xeon, Xeon Phi, Core, VTune, Cilk, and the Intel logo are trademarks of Intel Corporation in the U.S. and other countries.

#### **Optimization Notice**

Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice.

Notice revision #20110804

